User contributions for Inari
Jump to navigation
Jump to search
17 December 2023
- 03:5103:51, 17 December 2023 diff hist +113 N Template:Lh Created page with "{{lx|1=Help:|2={{ucfirst:{{{1}}}}}|3=Help talk|4=talk}}<noinclude> {{documentation|Template:Ln/doc}} </noinclude>" current
- 03:2203:22, 17 December 2023 diff hist +4 Template:Processor technologies No edit summary current
- 03:2103:21, 17 December 2023 diff hist +104 Template:Processor technologies No edit summary
- 03:0403:04, 17 December 2023 diff hist +181 Template:Processor technologies No edit summary
- 01:5101:51, 17 December 2023 diff hist +35 m Intel 8080 No edit summary current Tag: Visual edit
- 01:5001:50, 17 December 2023 diff hist +39 N Category:Intel Microprocessors Created page with "Category:Microprocessors by company" current Tag: Visual edit
- 01:3701:37, 17 December 2023 diff hist +26 m Microprocessor No edit summary current Tag: Visual edit
- 01:3701:37, 17 December 2023 diff hist +26 m Index register No edit summary current Tag: Visual edit
- 01:1901:19, 17 December 2023 diff hist +2,309 N Template:Processor technologies Created page with "{{Navbox | name = Processor technologies | title = Processor technologies | listclass = hlist | state = {{{state|autocollapse}}} | group1 = Instruction set architecture | list1 = {{Navbox|subgroup | group1 = Types | list1 = * CISC * RISC * ASIC | group2 = Instruction sets | list2 = * ARM * Intel ** ..."
- 00:5100:51, 17 December 2023 diff hist +26 m Accumulator No edit summary current Tag: Visual edit
- 00:5000:50, 17 December 2023 diff hist +212 N Accumulator Created page with "An '''accumulator''' is a specific processor register where the immediate result of an arithmetic logic unit operation is stored. {{Stub}} Category:Central processing unit Category:Data registers" Tag: Visual edit
- 00:4700:47, 17 December 2023 diff hist +420 N Index register Created page with "An '''index register''' is a processor register used for pointing to an operand address within memory. It is useful when iterating through strings and arrays, and can also be used for holding loop iteration and other counters. In some architectures, it is used for reading/writing large blocks of memory. {{Stub}} Category:Central processing unit Category:Data registers" Tag: Visual edit
- 00:4300:43, 17 December 2023 diff hist +22 m Zilog Z80 No edit summary Tag: Visual edit
- 00:4200:42, 17 December 2023 diff hist +375 N Control register Created page with "A '''control register''' is a processor register that changes or controls the general behaviour of a CPU or other similar electronic device. Common tasks performed by control registers include interrupt, addressing mode, paging and coprocessor control. {{Stub}} Category:Central processing unit Category:Data registers" current Tag: Visual edit
- 00:3700:37, 17 December 2023 diff hist +8 m Zilog Z80 No edit summary Tag: Visual edit
13 November 2023
- 01:5401:54, 13 November 2023 diff hist +488 m Main Page No edit summary current Tag: Visual edit
9 November 2023
- 15:3615:36, 9 November 2023 diff hist +2,028 Logic gate No edit summary current Tag: Visual edit
- 15:0715:07, 9 November 2023 diff hist 0 Template:Digital electronics No edit summary current
- 15:0615:06, 9 November 2023 diff hist +42 N Template:Digital electronics Inari moved page Template:Digital electronics to Template:Digital electronics current Tag: New redirect
- 15:0615:06, 9 November 2023 diff hist 0 m Template:Digital electronics Inari moved page Template:Digital electronics to Template:Digital electronics
- 15:0515:05, 9 November 2023 diff hist +26 Template:Digital electronics No edit summary
- 15:0415:04, 9 November 2023 diff hist +894 N Template:Digital electronics Created page with "{{Navbox | name = Digital electronics | title = Digital electronics | state = {{{state|}}} | listclass = hlist | groupstyle = text-align:center; | group1 = Components | list1 = * Capacitor * Crystal * Diode * Filter * Inductor * Integrated circuit * Logic gate * Optoisolator * Oscillator * Potentiometer * Resistor * Resonator * Thyristor * Transformer * Transi..."
- 14:4714:47, 9 November 2023 diff hist +2,186 Logic gate No edit summary Tag: Visual edit
- 06:5506:55, 9 November 2023 diff hist +461 m Logic gate No edit summary Tag: Visual edit
- 06:3806:38, 9 November 2023 diff hist +1,180 N Logic gate Created page with "A '''logic gate''' is an idealized or physical device that performs a Boolean function, a logical operation performed on one or more binary inputs that produces a single binary output. = Symbols = {{Table alignment}} {| class="wikitable defaultcenter" |+ !Type !ANSI symbol !Boolean algebra !Truth table |- ! colspan="4" |Single-input gates |- |Buffer |File:Buffer ANSI.svg |<math>A</math> | |- |Inverter |File:Inverter ANSI.svg |<math>\overline A</math>..." Tag: Visual edit
- 06:1806:18, 9 November 2023 diff hist −15 m XOR gate →See also current Tag: Visual edit
- 06:1806:18, 9 November 2023 diff hist +902 XOR gate No edit summary Tag: Visual edit
- 06:1606:16, 9 November 2023 diff hist +45 N File:XOR from NOR ANSI 2.svg No edit summary current
- 06:1606:16, 9 November 2023 diff hist +48 N File:XOR from NAND ASNI 2.svg No edit summary current
- 06:1506:15, 9 November 2023 diff hist +47 N File:XOR from NOR ANSI.svg No edit summary current
- 06:1506:15, 9 November 2023 diff hist +46 N File:XOR from NAND ANSI.svg No edit summary current
- 06:1206:12, 9 November 2023 diff hist +158 m XNOR gate No edit summary current Tag: Visual edit
- 06:0906:09, 9 November 2023 diff hist +1,880 N XNOR gate Created page with "{| class="wikitable floatright" style="text-align:center" |- ! colspan="3" | XNOR gate truth table |- bgcolor="#ddeeff" |colspan=2|'''Input''' || '''Output''' |- bgcolor="#ddeeff" | A || B || A XNOR B |- |{{no2|0}} || {{no2|0}} || {{yes2|1}} |- |{{no2|0}} || {{yes2|1}} || {{no2|0}} |- |{{yes2|1}} || {{no2|0}} || {{no2|0}} |- |{{yes2|1}} || {{yes2|1}} || {{yes2|1}} |} thumb|165x165px|ANSI XNOR gate symbol In digital electronics, a '''XNOR ga..." Tag: Visual edit
- 06:0606:06, 9 November 2023 diff hist +46 N File:XNOR from NOR ANSI 2.svg No edit summary current
- 06:0606:06, 9 November 2023 diff hist +47 N File:XNOR from NAND ASNI 2.svg No edit summary current
- 06:0406:04, 9 November 2023 diff hist +46 N File:XNOR from NOR ANSI.svg No edit summary current
- 06:0306:03, 9 November 2023 diff hist +47 N File:XNOR from NAND ASNI.svg No edit summary current
- 04:0004:00, 9 November 2023 diff hist +1,352 N Inverter Created page with "{| class="wikitable" align=right |- ! colspan="2" | Inverter truth table |- bgcolor="#ddeeff" align="center" |'''Input''' || '''Output''' |- bgcolor="#ddeeff" align="center" | A || NOT A |- bgcolor="#ddffdd" align="center" |0 || 1 |- bgcolor="#ddffdd" align="center" |1 || 0 |} thumb|233x233px|ANSI NOT gate symbol In digital electronics, an '''Inverter''' otherwise known as a '''NOT gate''' is a logic gate which produces the opposite..." current Tag: Visual edit
- 03:5803:58, 9 November 2023 diff hist +46 N File:NOT from NOR ANSI.svg No edit summary current
- 03:5803:58, 9 November 2023 diff hist +45 N File:NOT from NAND ASNI.svg No edit summary current
8 November 2023
- 23:3323:33, 8 November 2023 diff hist −46 NAND gate No edit summary current Tag: Visual edit
- 19:3519:35, 8 November 2023 diff hist +486 OR gate No edit summary current Tag: Visual edit
- 19:3419:34, 8 November 2023 diff hist +39 N File:OR from NOR ANSI.svg No edit summary current
- 19:3319:33, 8 November 2023 diff hist +43 N File:OR from NAND ANSI.svg No edit summary current
- 19:2919:29, 8 November 2023 diff hist 0 File:AND from NOR ANSI.svg Inari uploaded a new version of File:AND from NOR ANSI.svg current
- 19:2819:28, 8 November 2023 diff hist 0 File:AND from NAND ANSI.svg Inari uploaded a new version of File:AND from NAND ANSI.svg current
- 19:2619:26, 8 November 2023 diff hist −54 m AND gate No edit summary current Tag: Visual edit
- 19:2419:24, 8 November 2023 diff hist +654 AND gate No edit summary Tag: Visual edit
- 19:2119:21, 8 November 2023 diff hist +43 N File:AND from NOR ANSI.svg No edit summary
- 19:1719:17, 8 November 2023 diff hist +44 N File:AND from NAND ANSI.svg No edit summary